. The design and performance of a dynamic frequency divider operating in the 18-34 GHz range will be presented here.
II. E/D·ALGAAs/GAAs/ALGAAs QUANTUM·WBLL TRANSISTOR PROCESS Fig. I shows a cross section of our recessed gate AlGaAs/GaAs/AIGaAs double-heterojunction depletion and enhancement type transistors with double delta doped supply layers. The narrow bandgap GaAs channel forms a quantum well between the wide-gap AIGaAs layers. 1be AlGaAs spacers are optimized for high e lectron transfer from the supply layers into the c hannel, and on the other hand for reduced Coulomb scattering by spatial separation of the electrons in the channel and donors in the supply Layers. • precise conrrol of threshold voltage (10 mY standard deviation across a 2-in wafer).
We have developed a mix-and-match techn(!logy combining an e-beam with optical lithography whereby thee-beam is used for Wfiting the gates only. Table I gives an overview of the transconductance 9m, the b'ansient frequency h, and the maximum frequency I max of our enhancement and depletion type rransistors for a gate length of 0.2 J1m. Our standard process sequence includes Schottky diodes, NiCr thin-film resistors, and MIM capacitors. For optoelecrronic circuits, MSM photodiodes can be monolithically integrated [12) . Two gold layers are used for interconnections, the top layer using an airbridge technique, thus reducing parasitic capacitances.
Ill. CIRCUIT DESIGN
The maximum input frequency to a static divider is restricted to about
where tpd is the delay time of the logic inverter. Dynamic frequency dividers generally can operate up to twice the input frequelllcy of static dividers:
The simplest realization of a dynamic frequency divider is shown in Fig. 2. A single inverter and a buffer stage are connected in series, and the output of the buffer is fed back to the inverter input by a transfer gate. The inverter is switched with h~lf the frequency of the transfer gate. The time at which the rransfer gate is switched on due to the high level applied to the input is no longer than the delay of the inverter buffer chain, and that delay in tum will be shorter than one input pulse period. These equations give the upper and lower limits of stable operation of the divider circuit
where tiNv and tsp are the propagation delays of the inverter and the source follower, respectively. During the time when the transfe.r gate is switched off, the logic state is stored only in the capacitance of the high-ohmic inverter input node. For higher frequencies, however, especially for very short rise and fall times, the gate capacitance of the transfer gate can cause a loss of data. Data storage in a memory type flip-flop as presented in [2) and [3] is more reliable. Fig. 3 depicts the circuit schematic. The memory type flip-flop comprises two ED-DCFL inverters. These DCFL inverters never will reach 30 GHz operation, but in this case the outputs are directly driven. Thus the gate widths of the flipflop transistors should be small in comparison to the. driving buffers. To switch the flip-flop symmetrically two ring oscillators were used, each consisting of one SBFL inverter and two source followers. The push-pull stages of the SBFL inverters guarantee low output inpedance and a high voltage swing.
Because of finite rise and fall times, an appropriate delay in the inverter output signals is very important for stable operation of the divider. Therefore a second source follower was used in the ring oscillator chain.
The gate widths of the transfer transistors are a trade-off between a high on-conductance and a low capacitive load for the driving source follower.
The circuit design was optimized by SPICE simulation on the basis of an in-house developed HEMT network model presented earlier [ 14] . All transistors have gate lengths of 0.2 p,m; the optimized values for the gate width are shown in the figure.
For higher frequencies 1/3 and 1/4 d ivision can be expected, but the appropriate bandwidth for stable operation declines. input is applied to the bond pads using a coplanar line and on chip tenninated to match 50 n.
IV. RESULTS
Measurements carried out on the digital dynamic frequency di vider show a lower limit for stable operation of 18 GHz. A value of 34 GHz for the maximum input frequency was obtained. Fig. S shows the pulse diagram of the 34-GHz input ;md 1he 17-GHz output. As far as we know this is the best result cv<:r reponed for HEMT circuits. and similar to the frequency limit shown by use of AIGaAs/GaAs HBT's.
Between 36 GHz and the 40-GHz limit of the test equipment, an operation modulus of 1/3 division could be shown. The divider can operate with single-phase input. The input ~oltage swing is about I V at 18 GH z and decreases as the frequency increases. A power consumption as low as about 250 mW was obtained for the divider without buffers.
A fully functional yield greater than SO% was obtained.
V. SuMMARY
The design and perfonnance of a dynamic frequency divider was presented. This digital IC demonstrates the abiliry of our AIGaAs/GaAs/AIGaAs quantum-well FET's with gate lengths of 0.2 f.Lm. Stable operation was achieved in the frequency range from 18 GHz up to 34 GHz with a power consumption of 250 mW. As far as we know, this is the best result ever reponed for HEMT circuits, and it is similar to the frequency limit achieved by use of AIGaAs/GaAs HBT's.
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